

Figure 1a (prior art)




Figure 1b




Figure 2




Figure 3a




Figure 3b
Preferred Embodiment of Test Bus Connector




Figure 3c
Connecting Probe String, Test Wrapper or Scan String to Test Bus




Figure 4a

Preferred Embodiment of Block Input/Output Port Connector




Figure 4b

Preferred Embodiment of Block Scan Connector




Figure 5

**Internal Scan Element with Separate Scan-Slave and Data-Slave:
(prior art)**




Figure 6a




Figure 6b




Figure 6c




Figure 7




Figure 8




Figure 9a




Figure 9b





Figure 9d

The diagram illustrates the architecture of the Direct-Probe Pipeline. It shows a sequence of components: Combinational Logic, Functional SRL, and a series of PSE (Programmable Switch Element) and SRL (Switching Logic Element) blocks. The pipeline is labeled 1000. The output of the pipeline is connected to a Buffer Memory (labeled 218) and an LA Buffer Memory. The diagram also shows an Inserted SRL (labeled 1001) and a Combinational Logic block. The output of the Combinational Logic is connected to the Inserted SRL, which is then connected to the Direct-Probe Pipeline. The output of the Direct-Probe Pipeline is connected to the Buffer Memory and the LA Buffer Memory. The diagram also shows a Functional SRL block, which is connected to the Combinational Logic and the Direct-Probe Pipeline. The output of the Functional SRL is connected to the Direct-Probe Pipeline. The diagram also shows a Combinational Logic block, which is connected to the Functional SRL and the Direct-Probe Pipeline. The output of the Combinational Logic is connected to the Functional SRL, which is then connected to the Direct-Probe Pipeline. The output of the Direct-Probe Pipeline is connected to the Buffer Memory and the LA Buffer Memory.

Figure 11




Figure 12




Figure 13